

UNITED STATES PATENT AND TRADEMARK OFFICE

μV

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/691,284	10/22/2003	Manoj Mehrotra	TI-32513.1	4908	
23494	7590 10/05/2005		EXAMINER		
	STRUMENTS INCOR 5474, M/S 3999	NGUYEN, DILINH P			
DALLAS, T			ART UNIT	PAPER NUMBER	
			2814		

DATE MAILED: 10/05/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

	 	Application	n No.	Applicant(s)			
Office Action Summary		10/691,284	84 MEHROTRA ET AL.		AL.		
		Examiner		Art Unit			
		DiLinh Ngu	yen	2814			
The MAILING D. Period for Reply	ATE of this communication a	ppears on the	cover sheet with the c	orrespondence ad	idress		
WHICHEVER IS LONG - Extensions of time may be averafter SIX (6) MONTHS from the lift NO period for reply is specionally and the set of the lift NO period for reply within the lift NO period	CUTORY PERIOD FOR REF SER, FROM THE MAILING allable under the provisions of 37 CFR he mailing date of this communication. fied above, the maximum statutory perior or extended period for reply will, by static ce later than three months after the mant. See 37 CFR 1.704(b).	DATE OF THI 1.136(a). In no ever od will apply and will ute, cause the applic	S COMMUNICATION tt, however, may a reply be time expire SIX (6) MONTHS from cation to become ABANDONEL	I. lely filed the mailing date of this c (35 U.S.C. § 133).			
Status							
2a) ☐ This action is FII 3) ☐ Since this applic	ommunication(s) filed on <u>04</u> NAL 2b)⊠ T ation is in condition for allov ance with the practice unde	his action is no vance except f	or formal matters, pro		e merits is		
Disposition of Claims	,						
4a) Of the above 5) ☐ Claim(s) i 6) ☑ Claim(s) <u>9-20</u> is/ 7) ☐ Claim(s) i 8) ☐ Claim(s) i	are rejected.	rawn from con					
Application Papers							
10) The drawing(s) fi Applicant may not Replacement drav	is objected to by the Examiled on is/are: a) a request that any objection to the sheet(s) including the corr	ccepted or b)[he drawing(s) be ection is require	e held in abeyance. See d if the drawing(s) is obj	e 37 CFR 1.85(a). jected to. See 37 C			
11)∐ The oath or decla	aration is objected to by the	Examiner. No	e the attached Office	Action or form P	TO-152.		
Priority under 35 U.S.C.	§ 119						
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 							
	atent Drawing Review (PTO-948) tement(s) (PTO-1449 or PTO/SB/	08)	4) Interview Summary Paper No(s)/Mail Do 5) Notice of Informal P 6) Other:	ate	[·] O-152)		

DETAILED ACTION

Claim Rejections - 35 USC § 112

- 1. The following is a quotation of the second paragraph of 35 U.S.C. 112:
 - The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 2. Claims 9-20 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

The phrase: "... wherein the bottomwall/sidewall junction capacitance reduction region extends at least partially through bottomwall junction or the sidewall junction" renders the claim indefinite. How the junction capacitance reduction region extends at least partially through bottomwall junction or the sidewall junction? It is not clear where the bottomwall junction or the sidewall junction is located and the bottomwall junction or the sidewall junction of which element?

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Art Unit: 2814

4. Claims 9, 11-17 and 19-20, in-so-far as clear, are rejected under 35 U.S.C. 103(a) as being unpatentable over Tsui (U.S. Pat. 5792699) in view of Fulford, Fr. et al. (U.S. Pat. 5898202).

Regarding claims 9 and 17, Tsui discloses a transistor comprising:
 a gate structure outwardly of a semiconductor substrate 1, wherein the gate
 structure comprises a gate 6, a gate insulator 5;

a source region and a drain region 8 in the substrate 1, wherein the source region and the drain region are formed using the gate structure as a mask;

a channel 4 defined in the substrate inwardly of the gate structure and between the source and drain regions; and

a bottomwall/sidewall junction capacitance reduction region 9 extending within and between the source region and the drain region, wherein the bottomwall/sidewall junction capacitance reduction region extends at least partially through the source region or the drain region (cover fig., column 5, lines 20 et seq.).

Tsui does not disclose sidewalls.

However, Fulford, Jr. et al. disclose a transistor comprising:

a gate structure outwardly of a semiconductor substrate, wherein the gate structure comprises a gate 606, a gate insulator 604 and sidewalls 614b (cover fig., column 23, lines 20-25). Therefore, it would have been obvious to one having ordinary in the art at the time the invention was made to modify the device structure of Tsui by having a sidewalls, as taught by Fulford, et al., in order to protect the gate structure and optimize silicon area reduction (cover fig. and abstract).

• Regarding claim 11, Tsui discloses that the transistor is an n-MOS type transistor (column 5, line 9) and the bottomwall/sidewall junction capacitance reduction region is implanted using energies of about 50-200 kev (column 5, lines 54-55).

• Regarding claim 12, Tsui discloses that the transistor is a p-MOS type transistor (column 5, lines 9) and the bottomwall/sidewall junction capacitance reduction region is implanted using energies of about 50-200 key (column 5, lines 54-55).

Moreover, the implantation using energies would have been obvious to an ordinary artisan practicing the invention because, absent evidence of disclosure of criticality for the range giving unexpected results, it is not inventive to discover optimal or workable ranges by routine experimentation. *In re Aller*, 220 F.2d 454, 105 USPQ 233, 235 (CCPA 1955). Furthermore, the specification contains no disclosure of either the critical nature of the claimed the implantation using energies of any unexpected results arising therefrom. Where patentability is aid to be based upon particular chosen the energies or upon another variable recited in a claim, the Applicant must show that the chosen dimensions are critical. See *In re Woodruff*, 919 F.2d 1575, 1578, 16 USPQ2d 1934, 1936 (Fed, Cir. 1990).

- Regarding claim 13, Tsui and Fulford disclose that a non-encroachment distance (the shortest distance between the base of the gate) would be at least about 150 angstroms (cover fig.).
- Regarding claims 14 and 19, Tsui discloses that at least a portion of the bottomwall/sidewall junction capacitance reduction region is implanted through the gate structure (cover fig.).

 Regarding claims 15 and 20, Tsui discloses that a dopant concentration of the bottomwall/sidewall junction capacitance reduction region peaks substantially at the bottomwall junction (cover fig.).

- Regarding claim 16, Tsui discloses that the bottomwall/sidewall junction
 capacitance reduction region is formed with the same mask configuration as is
 used during the formation of the source and drain regions (cover fig.).
- 5. Claims 10 and 18, in-so-far as clear, are rejected under 35 U.S.C. 103(a) as being unpatentable over Tsui (U.S. Pat. 5792699) in view of Fulford, Fr. et al. (U.S. Pat. 5898202) and further in view of Baliga (U.S. Pat. 6781194).

Tsui and Fulford, Fr. et al. substantially disclose all the limitations as claimed above except for a concentration of dopants implanted to form the bottomwall/sidewall junction capacitance reduction region is about 1x10¹² cm⁻² to 1x10¹⁴ cm⁻².

However, Baliga disclose a semiconductor device comprising a concentration of dopants implanted to form a junction region is about $1x10^{12}$ cm⁻² to $7x10^{12}$ cm⁻² (abstract). Therefore, it would have been obvious to one having ordinary in the art at the time the invention was made to modify the device structure of Tsui by having a concentration of dopants implanted to form a junction region is about $1x10^{12}$ cm⁻² to $7x10^{12}$ cm⁻², as taught by Baliga, in order to enhance forward on-state and reverse breakdown voltage characteristics for the semiconductor device (abstract).

Moreover, the concentration of dopants would have been obvious to an ordinary artisan practicing the invention because, absent evidence of disclosure of criticality for the range giving unexpected results, it is not inventive to discover optimal or workable

Art Unit: 2814

ranges by routine experimentation. *In re Aller*, 220 F.2d 454, 105 USPQ 233, 235 (CCPA 1955). Furthermore, the specification contains no disclosure of either the critical nature of the claimed the concentration of dopants of any unexpected results arising therefrom. Where patentability is aid to be based upon particular chosen concentration of dopants or upon another variable recited in a claim, the Applicant must show that the chosen dimensions are critical. See *In re Woodruff*, 919 F.2d 1575, 1578, 16 USPQ2d 1934, 1936 (Fed, Cir. 1990).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to DiLinh Nguyen whose telephone number is (571) 272-1712. The examiner can normally be reached on 8:00AM - 6:00PM (M-F).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on (571) 272-1705. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Page 7

DLN

HOAI PHAM PRIMARY EXAMINER